Skip to content

Conversation

ZhaoxiangJin
Copy link
Contributor

@ZhaoxiangJin ZhaoxiangJin commented Oct 3, 2025

  1. Enabled NXP MICFIL driver, reference manual: https://www.nxp.com/products/MCX-N23X#documentation chapter 58.
  2. Enabled NXP MICFIL on FRDM-MCXN236
  3. Enabled NXP MICFIL sample (samples/drivers/i2s/i2s_codec with CONFIG_USE_DMIC=y)

NOTE: The original PR is #96367, the reviewer thought the PR was too large, so I split it into smaller PRs. Current PR depends on #96976 and #96978. The compliance check failure and twister failure are also caused by missing #96976 and #96978.

TODO: There may be some problems with the NXP port driver that cause the MICFIL CLOCK and DATA pinmux to not be configured successfully. The current workaround is to write to the registers directly. The root cause will be found and solved later.

Add NXP MICFIL driver base DMIC device driver model.
MICFIL reference manual:https://www.nxp.com/products/MCX-N23X#documentation
chapter 58.

Signed-off-by: Zhaoxiang Jin <[email protected]>
Enable MICFIL clock control for NXP MCUX SoCs.

Signed-off-by: Zhaoxiang Jin <[email protected]>
1. Enable MICFIL on frdm_mcxn236 board.
2. MICFIL CLOCK and DATA Pins are conflict with
flexcomm0_lpuart pins, so change flexcomm0_lpuart
pins to 'FC0_P2_PIO0_6' and 'FC0_P3_PIO0_7'.

Signed-off-by: Zhaoxiang Jin <[email protected]>
Enable nxp micfil sample with 'CONFIG_USE_DMIC=y',
you can hear the voice played from the on-board micphone.

Signed-off-by: Zhaoxiang Jin <[email protected]>
@ZhaoxiangJin ZhaoxiangJin force-pushed the enable-nxp-micfil-driver branch from 05d8795 to 89c0ae7 Compare October 3, 2025 14:10
@ZhaoxiangJin ZhaoxiangJin marked this pull request as ready for review October 3, 2025 14:12
@ZhaoxiangJin
Copy link
Contributor Author

Hello @TomasBarakNXP, @VitekST, please help review this PR, Thanks.

Copy link

sonarqubecloud bot commented Oct 3, 2025

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Projects
None yet
Development

Successfully merging this pull request may close these issues.

3 participants